


**Visvesvaraya Technological University, Belagavi**  
**MODEL QUESTION PAPER- Set I**  
**6<sup>th</sup> Semester, B.E (CBCS) ECE**  
**Course: 15EC63- VLSI DESIGN**

Time: 3 Hours

Max. Marks: 80

Note: (i) Answer five full questions selecting any one full question from each Module.

(ii) Question on a topic of a Module may appear in either its 1<sup>st</sup> or/and 2<sup>nd</sup> question.

<b>Module-1</b>			<b>Marks</b>
1	a	What do you mean by static load inverters? Derive the output voltage for pseudo Inverter by discussing its dc characteristics.	8
	b	Derive the CMOS inverter DC characteristics graphically from p device and n device characteristics and show all operating regions.	8
<b>OR</b>			
2	a	Explain the nMOS enhancement mode transistor operation for different values of $V_{gs}$ and $V_{ds}$ .	6
	b	Explain the fabrication steps of CMOS p-well process with neat diagram and write the mask sequence.	6
	c	What are the advantages of BiCMOS process over CMOS technology.	4
<b>Module-2</b>			
3	a	Explain based design rules with neat diagram.	6
	b	Draw the circuit and stick diagram for nMOS and CMOS implementation of Boolean expression $Y = A + B$	10
<b>OR</b>			
4	a	Calculate the capacitance in $C_g$ for the given metal layer shown in the Fig Q4(a), if feature size= $5\mu\text{m}$ and relative value of metal to substrate =0.075.  <div style="text-align: center;">  <p>The diagram shows a horizontal rectangle representing a metal layer. To the left of the rectangle, a vertical double-headed arrow is labeled <math>3\lambda</math>, indicating the height. Below the rectangle, a horizontal double-headed arrow is labeled <math>50\lambda</math>, indicating the length.</p> </div>	8
	b	Define sheet resistance $R_s$ and standard unit of capacitance ( $C_g$ ). Calculate the on resistance of 4:1 nMOS inverter with $R_s=10k / \square$ , $Z_{pu}=8 / 2$ , $Z_{pd}=2 / 2$ . Also	8

		estimate the total power dissipated if $V_{DD}=5V$ .	
<b>Module-3</b>			
5	a	Find the scaling factors for: i) Saturation current ii) Current density iii) Power dissipation/unit area iv) Maximum operating frequency	8
	b	Design a 4 bit ALU to implement addition, subtraction, EX-OR, EX-NOR, OR and AND operations.	8
<b>OR</b>			
6	a	With a neat diagram, explain 4x4 barrel shifter.	8
	b	Describe Manchester Carry-chain.	8
<b>Module-4</b>			
7	a	Discuss the architectural issues related to subsystem.	8
	b	Explain Pseudo nMOS logic for NAND gate and Inverter.	8
<b>OR</b>			
8	a	Explain Parity generator with basic block diagram and stick diagram.	8
	b	Explain FPGA architectures.	8
<b>Module-5</b>			
9	a	Explain 3 transistor dynamic RAM cell.	8
	b	Write a note on testability and testing.	8
<b>OR</b>			
10	a	Explain the scan design techniques.	8
	b	Demonstrate write operation & read operation for four transistor dynamic and six transistor static CMOS memory cell.	8

\*\*\*\*\*