Model Question Paper-1 with effect from 2019-20 (CBCS Scheme)



TIME: 03 Hours

.

Max. Marks: 100

18EI42

Note: 01. Answer any **FIVE** full questions, choosing at least **ONE** question from each **MODULE**.

Module -1					
Q.01	а	Draw the equivalent circuit of op-amp. Write the expression for V ₀ . Enumerate the characteristics of	4		
		an ideal op-amp.			
	b	$Rar Rd Rd A 10k\Omega A 10$	8		
		$i) R_a = R_b = R_c = R_d = 100\Omega$			
		$\begin{array}{c} \text{Rb} & & \\$			
		Fig 1(b) Fig 1(b) Assume that the impedances at node A and B do not load the preceding bridge circuit.			
	с	In an Inverting amplifier, $R_1 = 1 \text{ k}\Omega$, $R_f = 100 \text{ k}\Omega$, The op-amp specifications are $\Delta V_{ios}/\Delta T = 30 \mu V/^{\circ}C$ and $\Delta I_{os}/\Delta T = 0.3 \text{ n}A/^{\circ}C$. Assume that the amplifier is nulled at 25°C. Calculate the value of the error voltage and the output voltage V_o at 35°C if input voltage i) $V_i = 1 \text{ mV}$ dc and ii) $V_i = 5 \text{ mV}$ dc.	8		
		OR			
Q.02	а	Define Slew rate. An op-amp has a slew rate of 2V/µs. What is the maximum frequency of an output	4		
		sinusoid of peak value 5V at which distortion sets in due to the slew rate limitation?			
	b	Derive an equation for the output voltage V _o in case of an Inverting Summing amplifier circuit. Also,	8		
		realize an inverting averaging circuit	_		
	с	List the features of an Instrumentation Amplifier. Sketch the Instrumentation amplifier circuit and	8		
		derive an equation for the overall closed loop voltage gain A_v .			
0.02		Module-2	1		
Q. 05	a h	What is the use of a sample and hold circuit ? With a neat circuit diagram and voltage waveforms	4		
		explain the operation of the circuit. Also, define Hold time and Sampling time.	0		
	с	State the limitations of a basic op-amp differentiator circuit. Draw the circuit of a practical	8		
		differentiator and with a neat frequency response curve, illustrate how the practical circuit can			
		overcome the limitations of a basic circuit.			
		OR			
Q.04	a	Draw the transfer characteristic of an ideal comparator. The input to the non-inverting comparator is a sinusoidal input signal of $6V_{pp}$ and the reference voltage is 1V. The supply voltage is $\pm 12V$. Sketch the input and output waveforms of the comparator	4		
	b	With necessary voltage waveforms, derive an expression for the frequency of the square wave output in case of an astable mutivibrator,	8		
	c	State the conditions for sustained oscillations. Design a Phase shift oscillator for $f_0 = 500 \text{ Hz}$	8		

18EI42

		Module-3	
Q. 05	a	What is the function of a Voltage regulator? Distinguish between Series regulator and Switching	4
		regulator.	
	b	Vin In Fig 5(b) $\mathbf{R} = 70$ $\beta = 15$ and $\mathbf{V} = -1\mathbf{V}$	8
		$\lim_{n \to \infty} \operatorname{Hig}_{S,S}(0), \operatorname{K} = 732, \operatorname{p} = 15 \operatorname{and} \operatorname{v}_{\operatorname{EB}(\operatorname{on})} = 1 \operatorname{v}.$	
		$R \leq IR$ For loads, 100 Ω and Ω , Calculate	
		1) the output current I_0 coming from IC 7805	
		Q ii) the collect current I_c of the transistor	
		iii) the load current I _L	
		7805 UIC	
		\longrightarrow In Out \longrightarrow + 5V	
		Iin Common Io	
		$_{\rm Tr} \downarrow \leq R_{\rm L}$	
		<u> </u>	
		Fig5(b)	
	с	Draw the circuit diagram of IC 723 low voltage regulator. With a neat functional diagram and voltage	8
		equations, explain the circuit operation.	
		OR	
Q. 06	a	State the advantages of active filters over passive filters. Also, give the classification of Active filters	4
	b	With a neat circuit diagram and frequency response curve, deduce an expression for the magnitude of	8
		the first order low pass filter gain $ H(j\omega) $. Verify the filter operation using $ H(j\omega) $.	
	с	Sketch the frequency response curve and circuit diagram of a wide band reject filter. Also, design the	8
		same filter having the cut off frequencies 400 Hz and 2 kHz and a pass band gain of 2.	
		Module-4	
Q. 07	a	Give the pin diagram and mention the features of a 555 timer.	4
	b	With a neat circuit diagram, timing pulse waveforms and functional diagram, explain the working of a	8
		monostable multivibrator using 555 timer.	
	с	Briefly explain the operation of the following 555 timer circuits operating in astable mode.	8
		1) FSK Generator	
		n) Pulse-position modulator.	
0.09		UR Show that the Dhase detector is an A proloc multiplice that multiplice the input signal by the VCO	4
Q. 08	a	show that the Phase detector is an A+halog multiplier that multiplies the input signal by the VCO signal. Common on the methometical result	4
	h	Cive the block diagram of IC 566 VCO and evaluin its operation	0
		Draw the block diagram of the following circuits that use DI L.	8
	C	i) Frequency multiplier and	0
		i) Frequency translator	
		Briefly explain the operation of each	
		Module-5	
0.09	a	List the components of Analog Data Acquisition system	4
<u><u>x</u>. 07</u>	h	Draw the block diagram of Digital Data Acquisition system and explain the function of each block	8
	c	Describe the construction and working of recorders in digital systems	8
		OR	Ŭ
0.10	а	Explain the following DAC/ADC specifications:	4
2.10		i) Resolution, ii) Linearity	
	b	Draw a 3-bit R-2R Ladder DAC circuit and perform circuit analysis to show that i) 1 MSB = $V_{re}/2$	8
		and ii) 1 LSB = $V_{FS}/8$	-
	с	With a neat circuit diagram and output waveform, explain the operation of a Dual slope ADC.	8